

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO		FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/705,347		11/08/2003	Catherine B. Labelle	0180151 4624		
25700	7590	12/07/2005		EXAMINER		
		JAMI LLP	CHEN, KIN-CHAN			
	26522 LA ALAMEDA AVENUE, SUITE 36 MISSION VIEJO, CA 92691		E 360	ART UNIT	PAPER NUMBER	
	,,,,,,,			1765		
				DATE MAILED: 12/07/200	5	

Please find below and/or attached an Office communication concerning this application or proceeding.

			سولاني
	Application No.	Applicant(s)	
	10/705,347	LABELLE ET AL.	
Office Action Summary	Examiner	Art Unit	<del></del>
	Kin-Chan Chen	1765	
The MAILING DATE of this communication ap Period for Reply	ppears on the cover sheet	with the correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING [Or Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication.  If NO period for reply is specified above, the maximum statutory period.  Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN. .136(a). In no event, however, may a d will apply and will expire SIX (6) MO te, cause the application to become	IICATION. A reply be timely filed  DNTHS from the mailing date of this communic ABANDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) filed on 07 (2a) This action is FINAL.  2b) The This action is application is in condition for allowed closed in accordance with the practice under	is action is non-final. ance except for formal ma	•	s is
Disposition of Claims			
4) ☐ Claim(s) 1,6-8,14-16,19 and 20 is/are pendin 4a) Of the above claim(s) is/are withdress 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1,6-8,14-16,19 and 20 is/are rejecte 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/ Application Papers  9) ☐ The specification is objected to by the Examin	awn from consideration.  d.  for election requirement.		
10) The drawing(s) filed on is/are: a) acceptable and applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	e drawing(s) be held in abey ction is required if the drawir	ance. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.12	• ,
	_xamilier. Note the attach	ed Office Action of form F 10-152	<b>4.</b>
Priority under 35 U.S.C. § 119  12) Acknowledgment is made of a claim for foreig a) All b) Some * c) None of:  1. Certified copies of the priority documer 2. Certified copies of the priority documer 3. Copies of the certified copies of the pri application from the International Bure * See the attached detailed Office action for a list	nts have been received.  Its have been received in ority documents have been au (PCT Rule 17.2(a)).	Application No In received in this National Stage	,
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/02)  Paper No(s)/Mail Date	Paper N	v Summary (PTO-413) o(s)/Mail Date f Informal Patent Application (PTO-152) 	

Application/Control Number: 10/705,347 Page 2

Art Unit: 1765

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 6-8, 14-16, 19, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Colombo (US 2005/0079696) in view of Alers et al. (US 6,265,260) or Tu et al. (US 6,566,250) as evidenced by Chang et al. (2004/0188240; [0040]) or Ballance et al. (US 6,090,210; col. 1, lines 32-35), or Aronowitz et al. (US 6,759,337; col. 2, lines 45-50) or Chang et al. (US 2005/0019964; [0041]).

In a method for forming a MOS FET on a substrate, Colombo teaches that a high-k dielectric layer may be situated over the substrate. A gate electrode layer (such as polysilicon) may be thereon. The gate electrode layer and high-k dielectric layer may be etched to form a gate stack. A nitridation process may be performed on the gate stack. Colombo teaches various high-k dielectric materials, reading on instant claims. See abstract; Fig.4; [0010] [0012] [0025] [0029].

As to claim 15, Colombo teaches nitridation may be accomplished by any suitable techniques [0011]. Hence, it would have been obvious to one with ordinary

Art Unit: 1765

skilled in the art to use the conventional nitridation method of applying plasma comprising nitrogen. Alers et al. (US 6,265,260; col. 3, lines 41-43) or Tu et al. (US 6,566,250; col.6, lines 7-9) is only relied on to show the conventional nitridation method of applying plasma comprising nitrogen. Because it is a conventional method in the art of semiconductor device fabrication and because it is disclosed by Alers, Tu, hence, it would have been obvious to one with ordinary skilled in the art to apply said nitridation method in the process of Colombo in order to efficiently carry out the nitridation process.

As to claim 16, the prior art teaches the limitation because the same nitridation is performed on the gate stack, it is expected that the method of the prior art would contain the same properties and effects (nitrogen forming an oxygen diffusion barrier in the high-k dielectric segment).

Claims differ from prior art by specifying performing the nitridation and etching in the same process chamber. However, It is common in the art that the plasma process chamber may be used for performing both etching and nitridation because it is efficient and more cost effective. See Chang et al. (2004/0188240) or Ballance et al. (US 6,090,210), or Aronowitz et al. (US 6,759,337) or Chang et al. (US 2005/0019964) in the record as evidence.

3. Claims 1, 6-8, 14-16, 19, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Doyle et al. (US 5,891,798) in view of Alers et al. (US 6,265,260) or Tu et al. (US 6,566,250) as evidenced by Chang et al. (2004/0188240; [0040]) or

Art Unit: 1765

Ballance et al. (US 6,090,210; col. 1, lines 32-35), or Aronowitz et al. (US 6,759,337; col. 2, lines 45-50) or Chang et al. (US 2005/0019964; [0041]).

In a method for forming a MOS FET on a substrate, Doyle teaches that a high-k dielectric layer may be situated over the substrate. A gate electrode layer (such as polysilicon) may be thereon. The gate electrode layer and high-k dielectric layer may be etched to form a gate stack. A nitridation process may be performed on the gate stack. See abstract; col. 4 and col. 5.

As to claim 15, Doyle teaches nitridation may be accomplished by any suitable techniques [0011]. Hence, it would have been obvious to one with ordinary skilled in the art to use the conventional nitridation method of applying plasma comprising nitrogen. Alers et al. (US 6,265,260; col. 3, lines 41-43) or Tu et al. (US 6,566,250; col.6, lines 7-9) is only relied on to show the conventional nitridation method of applying plasma comprising nitrogen. Because it is a conventional method in the art of semiconductor device fabrication and because it is disclosed by Alers, Tu, hence, it would have been obvious to one with ordinary skilled in the art to apply said nitridation method in the process of Doyle in order to efficiently carry out the nitridation process.

As to claims 6 and 19, Doyle (col. 4, line 2) teaches that any such high dielectric constant material can be used, making the claimed limitation obvious because the claimed high dielectric constant materials are commonly used in the art of semiconductor device fabrication.

Application/Control Number: 10/705,347

Art Unit: 1765

As to claim 16, the prior art teaches the limitation because the same nitridation is performed on the gate stack, it is expected that the method of the prior art would contain the same properties and effects (nitrogen forming an oxygen diffusion barrier in the high-k dielectric segment).

Page 5

Claims differ from prior art by specifying performing the nitridation and etching in the same process chamber. However, It is common in the art that the plasma process chamber may be used for performing both etching and nitridation because it is efficient and more cost effective. See Chang et al. (2004/0188240) or Ballance et al. (US 6,090,210), or Aronowitz et al. (US 6,759,337) or Chang et al. (US 2005/0019964) in the record as evidence.

## Response to Arguments

4. Applicant's arguments have been considered but are moot in view of the new ground(s) of rejection.

## Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Chang et al. (2004/0188240; [0040]) or Ballance et al. (US 6,090,210; col. 1, lines 32-35), or Aronowitz et al. (US 6,759,337; col. 2, lines 45-50) or Chang et al. (US 2005/0019964; [0041]) teaches that the plasma process chamber may be used for performing both etching and nitridation.

Art Unit: 1765

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kin-Chan Chen whose telephone number is (571) 272-1461. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nadine Norton can be reached on (571) 272-1465. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For

Application/Control Number: 10/705,347

**Art Unit: 1765** 

more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business

Center (EBC) at 866-217-9197 (toll-free).

December 5, 2005

Kin-Chan Chen Primary Examiner Art Unit 1765 Page 7